Optimized credit return mechanism for packet sends

专利名称：Optimized credit return mechanism for

packet sends

发明人：Mark Debbage,Yatin M. Mutha申请号：US15285825申请日：20161005公开号：US09792235B2公开日：20171017

专利附图：

摘要：Method and apparatus for implementing an optimized credit return mechanismfor packet sends. A Programmed Input/Output (PIO) send memory is partitioned into aplurality of send contexts, each comprising a memory buffer including a plurality of send

blocks configured to store packet data. A storage scheme using FIFO semantics isimplemented with each send block associated with a respective FIFO slot. In response toreceiving packet data written to the send blocks and detecting the data in those sendblocks has egressed from a send context, corresponding freed FIFO slots are detected,and a lowest slot for which credit return indicia has not be returned is determined. Thehighest slot in a sequence of freed slots from the lowest slot is then determined, andcorresponding credit return indicia is returned. In one embodiment an absolute creditreturn count is implemented for each send context, with an associated absolute creditsent count tracked via software that writes to the PIO send memory, with the twoabsolute credit counts used for flow control.

申请人：Intel Corporation

地址：Santa Clara CA US

国籍：US

代理机构：Law Office of R. Alan Burnett, P.S.

更多信息请下载全文后查看